Core VLSI: Difference between VHDL, Verilog and System Verilog

Tuesday, October 14, 2014

http://www.amos.eguru-il.com/vhdl_info/Comparison_of_VHDL_Verilog_and_SystemVerilog.pdf

aparajita bhushanJuly 2, 2019 at 5:53 AM
VHDL and verilog both are hardware description language. VHDL is not case sensitive language like verilog .VHDL require to add library and more key words,verilog need not eall these keywords and adding library.
system verilog used to verify the code , with number of test cases
ReplyDelete
Replies